

HPEC Related VITA Standards: An Update

**Randy Banton
Mercury Computer Systems, Inc.**

**High Performance Embedded Computing (HPEC) Conference
September 30, 2004**

The Ultimate Performance Machine

Report Documentation Page				Form Approved OMB No. 0704-0188	
Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.					
1. REPORT DATE 01 FEB 2005		2. REPORT TYPE N/A		3. DATES COVERED -	
4. TITLE AND SUBTITLE HPEC Related VITA Standards: An Update				5a. CONTRACT NUMBER	
				5b. GRANT NUMBER	
				5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S)				5d. PROJECT NUMBER	
				5e. TASK NUMBER	
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Mercury Computer Systems, Inc.				8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S)	
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)	
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release, distribution unlimited					
13. SUPPLEMENTARY NOTES See also ADM00001742, HPEC-7 Volume 1, Proceedings of the Eighth Annual High Performance Embedded Computing (HPEC) Workshops, 28-30 September 2004 Volume 1., The original document contains color images.					
14. ABSTRACT					
15. SUBJECT TERMS					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT UU	18. NUMBER OF PAGES 23	19a. NAME OF RESPONSIBLE PERSON
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified			


HPEC Related VITA Standards Activity

- **Switch Fabric Backplane**
 - VITA 41 “VXS” (VME Switch fabric Serial)
 - VITA 46 “AMF” (Advanced Module Format)
- **Switch Fabric Mezzanine**
 - VITA 42 “XMC” (Switch Fabric Mezzanine Card)
- **Rugged Mechanical Infrastructure**
 - VITA 48 “ERDI” (Enhanced Ruggedized Design Implementation)
- **Serial I/O**
 - VITA 17.2 “10Gb SFPDP”
- **Digital Intermediate Frequency Interface**
 - VITA 49 “Digital IF”

VITA 41

"VXS"

(VME Switch Fabric Serial)



The Ultimate Performance Machine


VITA 41 & VITA 46

Adding multi-gigabit serial interconnects
to VME type infrastructures

- **All approaches need new backplanes**
 - Existing connectors are not multi-gigabit capable
- **All approaches can have some backward-compatible VME slots**
 - **VITA 41:**
Upgrade P0; Keep P1 & P2 DIN connectors
 - Also define switch card with all new connectors
 - **VITA 46:**
Upgrade all connectors
 - Also include current VME slots in backplanes

VITA 41 “VXS”

- Replace existing P0 with Multi-Gig RT2 7-Row




- Add switch slots using all Multi-Gig RT2 9-Row



- Upside
 - Backward compatibility with P1, P2 DIN connectors
- Downside
 - Not compatible with boards using existing P0 2mm connector
 - Limited number of high-speed pins in new P0 Multi-Gig connector
 - Connectors not 2-level maintenance ready
 - 3U format does not benefit from new P0 connector thus no allowance for high-speed signaling upgrades

VITA 41 Backplane

Example Configuration



◦ Status

– VITA 41.0 base standard

- Completed, drawings being updated

– Protocol mappings

- VITA 41.1 Infiniband; completed
- VITA 41.2 Serial RapidIO®; completed
- VITA 41.3 Ethernet; in process
- VITA 41.4 PCI Express; in process
- VITA 41.11 RTM (Rear Transition Module); in process

VITA 46

"AMF"


(Advanced Module Format)

The Ultimate Performance Machine



VITA 46 “AMF”


- Replace all connectors with Multi-Gig RT2 7-Row



- **No switch card required**
 - Enough pins are available to build large, rich topologies without one
- **Upside**
 - Enough high-speed pins (192 pairs) for switch fabric *and* large I/O counts
 - Backward VME compatibility in some slots with VME on new connector
 - Includes a 3U version, with high-speed serial I/O and fabric
 - 2-level maintenance ESD ready connector system
- **Downside**
 - Not compatible with existing boards at slot level; No DINs for P1 & P2
 - Backward VME compatibility in some slots with VME on new connector

Example VITA 46 Hetero- Backplane

Heterogeneous Backplane for VME Legacy



◦ Status

– VITA 46.0 base standard

- In process, draft in review


– Protocol mappings

- VITA 46.1 Parallel VME; in process
- VITA 46.2 Parallel cPCI; planned
- VITA 46.3 Serial RapidIO; planned
- VITA 46.4 PCI Express; planned
- VITA 46.5 HyperTransport™; planned
- VITA 46.x RTM (Rear Transition Module); planned

VITA 42

“XMC”

(Switch Fabric Mezzanine Card)



The Ultimate Performance Machine


VITA 42 “XMC”

- **Began as RapidIO Trade Association “RMC”**
 - Transitioned to VITA for standardization
- **Adds high-speed connector to existing CMC format**
- **Options for different protocols**
 - VITA 42.1 Parallel RapidIO
 - VITA 42.2 Serial RapidIO
 - VITA 42.3 PCI Express
 - VITA 42.10 general purpose I/O



**4 GB memory XMC
with Parallel RapidIO**

Example XMCs



Interchassis XMC with
Parallel RapidIO and
4 fiber I/O connectors
running Serial RapidIO

**Note – only 1 connector required for basic
XMC. PMC connectors are optional.**

◦ Status

– VITA 42.0 base standard

- In process, final draft in review




– Protocol mappings

- VITA 42.1 Parallel RapidIO; in process
- VITA 42.2 Serial RapidIO; in process
- VITA 42.3 PCI Express; in process
- VITA 42.10 general purpose I/O; in process

VITA 48

"ERDI"

(Enhanced Ruggedized Design Implementation)



The Ultimate Performance Machine

VITA 48 “ERDI”

As compared to present day IEEE1101.x standards ...

- **Board space & volume**

- Space-saving methodologies possible
- New allocations of PWB thickness for high-density routing and power distribution, increased secondary-side components heights

- **Ruggedization**

- Improved methodologies for “out of the box” MIL-deployable ruggedization

- **Thermal management**

- Unification of air-, conduction-, liquid-flow-thru-, and spray cooling methods
- Improve ability to thermally managed secondary side of PWB
- Allow for significant thermals planes in the PWB in addition to increased routing layers

- **Two-Level maintenance**

- ESD protection at the board level in combination with other improvements
- Applies to all cooling methodologies


... and complementary to IEEE1101.x standards. There is no intent to “replace” these standards that still are useful in many other applications.

VITA 48 “ERDI”


Commercial Market Driven Standards Not Sufficient

- **Standards such as PICMG ATCA are pushing 40-50 CFM per slot for 150-200W power and 55C-like environments**
 - **10-20 CFM for military deployments tends to be the platform limit for air-cooling**
- **No commercial standards are pushing forward on non-air-cooled methodologies**
 - **85C card cage desired for conduction-cooled solutions, 70C card edge often the lower acceptable limit**
 - **MIL-*deployable* liquid cooling (e.g., liquid flow-thru) appears to becoming a technology and MIL-platform reality in next 3-5 years**
- **In general, new generation of commercial standards is not targeting the harsh shock, random vibration, endurance vibration, temperature, altitude, humidity, etc. of the HPEC MIL-deployed world**


VITA 48 Air-Cooled Module



VITA 48 Conduction-Cooled Module



VITA 48 LFT Module



◦ Status

– VITA 48.0 base standard

- In process, draft in review

– Connector system mappings

- VITA 48.1 - VITA 46 connector system; in process
- VITA 48.2 - VME64 connector system; planned
- VITA 48.3 – cPCI connector system; ?

Thank You!